831 search results - page 106 / 167 » Parallel error correcting codes |
123
click to vote
ICMCS
2006
IEEE
15 years 10 months ago
2006
IEEE
We present an unequal iterative decoding (UID) approach for minimization of the receiver power consumption subject to a given quality of service, by exploiting data partitioning a...
154
Voted
IBPRIA
2003
Springer
15 years 9 months ago
2003
Springer
This paper describes the implementation details of a coded structured light system useful for one-shot measurements of a surface. Since a unique pattern is projected, the technique...
121
Voted
IPPS
2006
IEEE
15 years 10 months ago
2006
IEEE
In this paper, we study dynamic protocol update (DPU). Contrary to local code updates on-the-fly, DPU requires global coordination of local code replacements. We propose a novel ...
150
click to vote
ICECCS
2010
IEEE
15 years 4 months ago
2010
IEEE
Abstract—Transactional Memory (TM) is a promising technique that addresses the difficulty of parallel programming. Since TM takes responsibility for all concurrency control, TM ...
123
click to vote
PPOPP
2010
ACM
16 years 1 months ago
2010
ACM
Chip multi-processors (CMPs) have become ubiquitous, while tools that ease concurrent programming have not. The promise of increased performance for all applications through ever ...