Sciweavers

831 search results - page 135 / 167
» Parallel error correcting codes
Sort
View
121
Voted
VTC
2010
IEEE
113views Communications» more  VTC 2010»
15 years 22 days ago
Multi-Level Turbo Decoding Assisted Soft Combining Aided Hybrid ARQ
—1 Hybrid Automatic Repeat reQuest (ARQ) plays an essential role in error control. Combining the incorrectly received packet replicas in hybrid ARQ has been shown to reduce the r...
Hong Chen, Robert G. Maunder, Lajos Hanzo
137
Voted
JCC
2008
125views more  JCC 2008»
15 years 2 months ago
Efficient electronic integrals and their generalized derivatives for object oriented implementations of electronic structure cal
: For the new parallel implementation of electronic structure methods in ACES III (Lotrich et al., in preparation) the present state-of-the-art algorithms for the evaluation of ele...
Norbert Flocke, Victor Lotrich
HPCA
2006
IEEE
16 years 2 months ago
Completely verifying memory consistency of test program executions
An important means of validating the design of commercial-grade shared memory multiprocessors is to run a large number of pseudo-random test programs on them. However, when intent...
Chaiyasit Manovit, Sudheendra Hangal
TPDS
2008
150views more  TPDS 2008»
15 years 2 months ago
Mitosis: A Speculative Multithreaded Processor Based on Precomputation Slices
This paper presents the Mitosis framework, which is a combined hardware-software approach to speculative multithreading, even in the presence of frequent dependences among threads....
Carlos Madriles, Carlos García Quiño...
ISCA
2002
IEEE
104views Hardware» more  ISCA 2002»
15 years 2 months ago
Speculative Dynamic Vectorization
Traditional vector architectures have shown to be very effective for regular codes where the compiler can detect data-level parallelism. However, this SIMD parallelism is also pre...
Alex Pajuelo, Antonio González, Mateo Valer...