Sciweavers

831 search results - page 29 / 167
» Parallel error correcting codes
Sort
View
TVLSI
1998
118views more  TVLSI 1998»
15 years 6 days ago
Automatic generation of error control codes for computer applications
— This paper proposes a methodology, implemented in a tool, to automatically generate the main classes of error control codes (ECC’s) widely applied in computer memory systems ...
Franco Fummi, Donatella Sciuto, Cristina Silvano
109
Voted
QSHINE
2005
IEEE
15 years 6 months ago
Adaptive Low-Complexity Erasure-Correcting Code-Based Protocols for QoS-Driven Mobile Multicast Services
—We propose an adaptive hybrid automatic repeat request–forward error correction (ARQ–FEC) erasure-correcting scheme for quality of service (QoS)-driven mobile multicast serv...
Qinghe Du, Xi Zhang
81
Voted
VTC
2008
IEEE
124views Communications» more  VTC 2008»
15 years 7 months ago
Long Length LDPC Code Construction and the Corresponding Decoder Implementation with Adjustable Parallelism
—In this paper, we propose a class of implementation friendly structured LDPC codes with low error floors. The proposed codes exhibit no apparent error floors as compared with qu...
Chia-Yu Lin, Mong-Kai Ku, Yi-Hsing Chien
126
Voted
MSO
2003
15 years 1 months ago
Simulation based Development of Efficient Hardware for Sort based Algorithms
The use of sub-optimal digital systems can at times lead to high speed, efficient, costeffective structures that are sufficient to perform needed tasks. We describe here a system ...
Niklas Hansson, Jay H. Harris
STOC
2000
ACM
123views Algorithms» more  STOC 2000»
15 years 4 months ago
List decoding algorithms for certain concatenated codes
We give efficient (polynomial-time) list-decoding algorithms for certain families of errorcorrecting codes obtained by "concatenation". Specifically, we give list-decodi...
Venkatesan Guruswami, Madhu Sudan