Sciweavers

831 search results - page 78 / 167
» Parallel error correcting codes
Sort
View
ICASSP
2008
IEEE
15 years 11 months ago
A realistic performance analysis for practical channel-aware scheduling
It is well-known that opportunistic transmission schemes are sumcapacity optimal, in the Shannon sense, for symmetric cellular networks with single-antenna transceivers. However, ...
Pengcheng Zhan, Ramesh Annavajjala, A. Lee Swindle...
CIARP
2008
Springer
15 years 6 months ago
Ensemble Approaches to Facial Action Unit Classification
Facial action unit (au) classification is an approach to face expression recognition that decouples the recognition of expression from individual actions. In this paper, upper face...
Terry Windeatt, Kaushala Dias
ISCA
2010
IEEE
336views Hardware» more  ISCA 2010»
15 years 9 months ago
Reducing cache power with low-cost, multi-bit error-correcting codes
Technology advancements have enabled the integration of large on-die embedded DRAM (eDRAM) caches. eDRAM is significantly denser than traditional SRAMs, but must be periodically r...
Chris Wilkerson, Alaa R. Alameldeen, Zeshan Chisht...
IEEEPACT
2006
IEEE
15 years 10 months ago
Self-checking instructions: reducing instruction redundancy for concurrent error detection
With reducing feature size, increasing chip capacity, and increasing clock speed, microprocessors are becoming increasingly susceptible to transient (soft) errors. Redundant multi...
Sumeet Kumar, Aneesh Aggarwal
IJON
2008
184views more  IJON 2008»
15 years 4 months ago
Automatic medical image annotation and retrieval
The demand for automatically annotating and retrieving medical images is growing faster than ever. In this paper, we present a novel medical image retrieval method based on SEMIsu...
Jian Yao, Zhongfei (Mark) Zhang, Sameer Antani, L....