Sciweavers

831 search results - page 90 / 167
» Parallel error correcting codes
Sort
View
IEEEPACT
1999
IEEE
15 years 9 months ago
Predicated Static Single Assignment
Increases in instruction level parallelism are needed to exploit the potential parallelism available in future wide issue architectures. Predicated execution is an architectural m...
Lori Carter, Beth Simon, Brad Calder, Larry Carter...
DSD
2007
IEEE
133views Hardware» more  DSD 2007»
15 years 11 months ago
A Serial Logarithmic Number System ALU
Serial arithmetic uses less hardware than parallel arithmetic. Serial floating point (FP) is slower than parallel FP. The Logarithmic Number System (LNS) simplifies operations, ...
Mark G. Arnold, Panagiotis D. Vouzis
FPGA
2006
ACM
195views FPGA» more  FPGA 2006»
15 years 8 months ago
An adaptive Reed-Solomon errors-and-erasures decoder
The development of Reed-Solomon (RS) codes has allowed for improved data transmission over a variety of communication media. Although Reed-Solomon decoding provides a powerful def...
Lilian Atieno, Jonathan Allen, Dennis Goeckel, Rus...
SC
1995
ACM
15 years 8 months ago
Relative Debugging and its Application to the Development of Large Numerical Models
Because large scienti c codes are rarely static objects, developers are often faced with the tedious task of accounting for discrepancies between new and old versions. In this pap...
David Abramson, Ian T. Foster, John Michalakes, Ro...
DCC
2008
IEEE
16 years 4 months ago
Optimal Audio Transmission over Wireless Tandem Channels
In this paper, we propose a statistical optimization framework for transmitting audio sequences over wireless links. Our proposed framework protects audio frames against both temp...
Ala F. Khalifeh, Homayoun Yousefi'zadeh