Sciweavers

831 search results - page 93 / 167
» Parallel error correcting codes
Sort
View
TVLSI
2010
14 years 11 months ago
Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding
By storing more than one bit in each memory cell, multi-level per cell (MLC) NAND flash memories are dominating global flash memory market due to their appealing storage density ad...
Shu Li, Tong Zhang
CCGRID
2008
IEEE
15 years 11 months ago
Scheduling Asymmetric Parallelism on a PlayStation3 Cluster
Understanding the potential and implications of asymmetric multi-core processors for cluster computing is necessary, as these processors are rapidly becoming mainstream components...
Filip Blagojevic, Matthew Curtis-Maury, Jae-Seung ...
152
Voted
ICASSP
2009
IEEE
15 years 2 months ago
Transcoding based robust streaming of compressed video
A variety of techniques have been proposed to enhance the error robustness of the video streaming system. However, most of them improves the error resilience during compression ra...
Xiaopeng Fan, Oscar C. Au, Mengyao Ma, Ling Hou, J...
EUROPAR
2005
Springer
15 years 10 months ago
An Approach to Performance Prediction for Parallel Applications
Abstract. Accurately modeling and predicting performance for largescale applications becomes increasingly difficult as system complexity scales dramatically. Analytic predictive mo...
Engin Ipek, Bronis R. de Supinski, Martin Schulz, ...
POPL
2010
ACM
15 years 11 months ago
Ypnos: declarative, parallel structured grid programming
A fully automatic, compiler-driven approach to parallelisation can result in unpredictable time and space costs for compiled code. On the other hand, a fully manual approach to pa...
Dominic A. Orchard, Max Bolingbroke, Alan Mycroft