168 search results - page 21 / 34 » Parallel hardware objects for dynamically partial reconfigur... |
63
Voted
RT
1997
Springer
15 years 1 months ago
1997
Springer
Abstract. This paper proposes a simple augmentation to texture mapping hardware which produces the correct depth buffer content and hence correct visibility when replacing complex ...
ICPP
2003
IEEE
15 years 3 months ago
2003
IEEE
Hardware prefetching is a simple and effective technique for hiding cache miss latency and thus improving the overall performance. However, it comes with addition of prefetch buff...
92
Voted
FPL
2005
Springer
15 years 3 months ago
2005
Springer
A module generator called Mullet for producing near-optimal parallel multipliers in a technology independent manner is presented. Using this tool, a large number of candidate desi...
123
click to vote
FPL
2010
Springer
14 years 7 months ago
2010
Springer
We demonstrate how Field Programmable Gate Arrays (FPGAs) may be used to address the computing challenges associated with assembling genome sequences from recent ultra-high-through...
96
Voted
ERSA
2007
14 years 11 months ago
2007
- Even though state-of-the-art FPGAs present new opportunities in exploring low-cost high-performance architectures for floating-point scientific applications, they also pose serio...