269 search results - page 16 / 54 » Parallel performance tuning for Haskell |
120
click to vote
EUROPAR
2006
Springer
15 years 7 months ago
2006
Springer
In the past, research on Multiprocessor Systems-on-Chip (MPSoC) has focused mainly on increasing the available processing power on a chip, while less effort was put into specific s...
139
click to vote
IPCCC
2006
IEEE
15 years 10 months ago
2006
IEEE
Low power has been considered as an important issue in instruction cache (I-cache) designs. Several studies have shown that the I-cache can be tuned to reduce power. These techniq...
167
click to vote
TCSV
2010
14 years 10 months ago
2010
Abstract--Real-time stereo vision is attractive in many applications like robot navigation and 3D scene reconstruction. Data parallel platforms, e.g. GPU, is often used for real-ti...
130
click to vote
SIGMETRICS
1996
ACM
15 years 8 months ago
1996
ACM
A large and increasing gap exists between processor and memory speeds in scalable cache-coherent multiprocessors. To cope with this situation, programmers and compiler writers mus...
108
click to vote
IPPS
2003
IEEE
15 years 9 months ago
2003
IEEE
This work targets the emerging use of software component technology for high-performance scientific parallel and distributed computing. While component software engineering will ...