Sciweavers

3656 search results - page 652 / 732
» Parallel programming in Split-C
Sort
View
121
Voted
ISCA
1997
IEEE
96views Hardware» more  ISCA 1997»
15 years 10 months ago
DataScalar Architectures
DataScalar architectures improve memory system performance by running computation redundantly across multiple processors, which are each tightly coupled with an associated memory....
Doug Burger, Stefanos Kaxiras, James R. Goodman
175
Voted
ICDCS
1996
IEEE
15 years 10 months ago
Hidden Software Capabilities
: Software capabilities are a very convenient means to protect co-operating applications. They allow access rights to be dynamically exchanged between mutually suspicious interacti...
Daniel Hagimont, Jacques Mossière, Xavier R...
166
Voted
ICPP
1996
IEEE
15 years 10 months ago
A Timestamp-based Selective Invalidation Scheme for Multiprocessor Cache Coherence
- Among all software cache coherence strategaes, the ones that are based on the concept of tamestamps show the greatest potentaal an terms of cache performance. The early tamestamp...
Xin Yuan, Rami G. Melhem, Rajiv Gupta
IPPS
1996
IEEE
15 years 10 months ago
Software Support for Virtual Memory-Mapped Communication
Virtual memory-mapped communication (VMMC) is a communication model providing direct data transfer between the sender's and receiver's virtual address spaces. This model...
Cezary Dubnicki, Liviu Iftode, Edward W. Felten, K...
IPPS
1996
IEEE
15 years 10 months ago
An Adaptive Approach to Data Placement
Programming distributed-memory machines requires careful placement of datato balance the computationalload among the nodes and minimize excess data movement between the nodes. Mos...
David K. Lowenthal, Gregory R. Andrews