Sciweavers

255 search results - page 33 / 51
» Parallel signal processing with S-Net
Sort
View
149
Voted
HIPC
2000
Springer
15 years 7 months ago
Improving Offset Assignment on Embedded Processors Using Transformations
Embedded systems consisting of the application program ROM, RAM, the embedded processor core and any custom hardware on a single wafer are becoming increasingly common in areas suc...
Sunil Atri, J. Ramanujam, Mahmut T. Kandemir
133
Voted
ASAP
2010
IEEE
143views Hardware» more  ASAP 2010»
15 years 5 months ago
Loop transformations for interface-based hierarchies IN SDF graphs
Data-flow has proven to be an attractive computation model for programming digital signal processing (DSP) applications. A restricted version of data-flow, termed synchronous data...
Jonathan Piat, Shuvra S. Bhattacharyya, Mickaë...
ICDCS
2010
IEEE
15 years 3 months ago
3DLoc: Three Dimensional Wireless Localization Toolkit
In this paper, we present 3DLoc: an integrated system of hardware and software toolkits for locating an 802.11compliant mobile device in a three dimensional (3D) space. 3DLoc feat...
Jizhi Wang, Yinjie Chen, Xinwen Fu, Jie Wang, Wei ...
ICDCS
2011
IEEE
14 years 3 months ago
JR-SND: Jamming-Resilient Secure Neighbor Discovery in Mobile Ad Hoc Networks
Abstract—Secure neighbor discovery is fundamental to mobile ad hoc networks (MANETs) deployed in hostile environments and refers to the process in which two neighboring nodes exc...
Rui Zhang 0007, Yanchao Zhang, Xiaoxia Huang
ICASSP
2008
IEEE
15 years 10 months ago
Address assignment sensitive variable partitioning and scheduling for DSPS with multiple memory banks
Multiple memory banks design is employed in many high performance DSP processors. This architectural feature supports higher memory bandwidth by allowing multiple data memory acce...
Chun Jason Xue, Tiantian Liu, Zili Shao, Jingtong ...