Sciweavers

770 search results - page 59 / 154
» Parallel simulation of chip-multiprocessor architectures
Sort
View
WSC
2004
15 years 3 months ago
Improving the Performance of Dispatching Rules in Semiconductor Manufacturing by Iterative Simulation
In this paper, we consider semiconductor manufacturing processes that can be characterized by a diverse product mix, heterogeneous parallel machines, sequence-dependent setup time...
Lars Mönch, Jens Zimmermann
IJPP
2011
99views more  IJPP 2011»
14 years 8 months ago
Regular Lattice and Small-World Spin Model Simulations Using CUDA and GPUs
Data-parallel accelerator devices such as Graphical Processing Units (GPUs) are providing dramatic performance improvements over even multicore CPUs for lattice-oriented applicatio...
Kenneth A. Hawick, Arno Leist, Daniel P. Playne
ISCAS
2005
IEEE
132views Hardware» more  ISCAS 2005»
15 years 7 months ago
A high performance distributed-parallel-processor architecture for 3D IIR digital filters
—Real-time spatio-temporal VLSI 3D IIR digital filters may be used for imaging or beamforming applications employing 3D input signals from synchronously-sampled multi-sensor arra...
Arjuna Madanayake, Leonard T. Bruton
ISPASS
2005
IEEE
15 years 7 months ago
Studying Thermal Management for Graphics-Processor Architectures
We have previously presented Qsilver, a flexible simulation system for graphics architectures. In this paper we describe our extensions to this system, which we use— instrument...
Jeremy W. Sheaffer, Kevin Skadron, David P. Luebke
GRID
2004
Springer
15 years 7 months ago
DIRAC: A Scalable Lightweight Architecture for High Throughput Computing
— DIRAC (Distributed Infrastructure with Remote Agent Control) has been developed by the CERN LHCb physics experiment to facilitate large scale simulation and user analysis tasks...
Andrei Tsaregorodtsev, Vincent Garonne, Ian Stokes...