770 search results - page 67 / 154 » Parallel simulation of chip-multiprocessor architectures |
129
click to vote
EUROPAR
2004
Springer
15 years 9 months ago
2004
Springer
Abstract. Simulation platforms for network processing still have difficulties in finding a good compromise between speed and accuracy. This makes it difficult to identify the caus...
107
click to vote
ICMCS
2005
IEEE
15 years 10 months ago
2005
IEEE
This paper presents a novel quarter pel full search block motion estimation architecture for H.264/AVC encoder. The proposed architecture is capable of calculating all 41 motion v...
134
click to vote
IPPS
1996
IEEE
15 years 8 months ago
1996
IEEE
A new VLSI architecture for real-time pipeline FFT processor is proposed. A hardware oriented radix-22 algorithm is derived by integrating a twiddle factor decomposition technique ...
158
click to vote
ISCAPDCS
2003
15 years 5 months ago
2003
This paper presents the Dynamic Simultaneous Multithreaded Architecture (DSMT). DSMT efficiently executes multiple threads from a single program on a SMT processor core. To accomp...
118
click to vote
ISCA
2000
IEEE
15 years 8 months ago
2000
IEEE
Spatial-lattice computations with finite-range interactions are an important class of easily parallelized computations. This class includes many simple and direct algorithms for ...