Sciweavers

770 search results - page 87 / 154
» Parallel simulation of chip-multiprocessor architectures
Sort
View
ICDCSW
2003
IEEE
15 years 7 months ago
Scaling Server Selection Using a Multi-Broker Architecture
Server replication is a common approach to improving the scalability of a service on the Internet. For this approach, the task of finding an appropriate server from a set of repli...
Mohamed-Vall O. Mohamed-Salem, Gregor von Bochmann...
ISCA
1994
IEEE
129views Hardware» more  ISCA 1994»
15 years 6 months ago
Impact of Sharing-Based Thread Placement on Multithreaded Architectures
Multithreaded architectures context switch between instruction streams to hide memory access latency. Although this improves processor utilization, it can increase cache interfere...
Radhika Thekkath, Susan J. Eggers
ICIP
2003
IEEE
16 years 3 months ago
Embedded co-processor architecture for CMOS based image acquisition
This paper describes a new co-processor architecture designed for CMOS sensor imaging. The co-processor unit is integrated into the image acquisition loop so as to exploit the ful...
Julien Dubois, Marco Mattavelli
DCOSS
2007
Springer
15 years 8 months ago
An Adaptive Scheduling Protocol for Multi-scale Sensor Network Architecture
In self-organizing networks of battery-powered wireless sensors that can sense, process, and communicate, energy is the most crucial and scarce resource. However, since sensor netw...
Santashil PalChaudhuri, David B. Johnson
HICSS
2005
IEEE
122views Biometrics» more  HICSS 2005»
15 years 7 months ago
Enterprise Architecture Integration in E-Government
Achieving goals of better integrated and responsive government services requires moving away from stand alone applications toward more comprehensive, integrated architectures. As ...
Marijn Janssen, Anthony M. Cresswell