Sciweavers

7456 search results - page 1267 / 1492
» Parallelism in Logic Programming
Sort
View
IEEEPACT
2007
IEEE
15 years 10 months ago
A Loop Correlation Technique to Improve Performance Auditing
Performance auditing is an online optimization strategy that empirically measures the effectiveness of an optimization on a particular code region. It has the potential to greatly...
Jeremy Lau, Matthew Arnold, Michael Hind, Brad Cal...
136
Voted
IPCCC
2007
IEEE
15 years 10 months ago
Application Insight Through Performance Modeling
Tuning the performance of applications requires understanding the interactions between code and target architecture. This paper describes a performance modeling approach that not ...
Gabriel Marin, John M. Mellor-Crummey
123
Voted
ISCA
2007
IEEE
208views Hardware» more  ISCA 2007»
15 years 10 months ago
Core fusion: accommodating software diversity in chip multiprocessors
This paper presents core fusion, a reconfigurable chip multiprocessor (CMP) architecture where groups of fundamentally independent cores can dynamically morph into a larger CPU, ...
Engin Ipek, Meyrem Kirman, Nevin Kirman, Jos&eacut...
131
Voted
ISCAS
2007
IEEE
90views Hardware» more  ISCAS 2007»
15 years 10 months ago
Synthesis of Wideband Linear-Phase FIR Filters with a Piecewise-Polynomial-Sinusoidal Impulse Response
— A method is presented to synthesize wideband linear-phase FIR filters with a piecewise-polynomial-sinusoidal impulse response. The proposed method is based on merging the earl...
Raija Lehto, Tapio Saramäki, Olli Vainio
117
Voted
EUROPAR
2007
Springer
15 years 10 months ago
Starvation-Free Transactional Memory-System Protocols
Abstract. Transactional memory systems trade ease of programming with runtime performance losses in handling transactions. This paper focuses on starvation effects that show up in ...
M. M. Waliullah, Per Stenström
« Prev « First page 1267 / 1492 Last » Next »