Sciweavers

6897 search results - page 1179 / 1380
» Parallelization of Modular Algorithms
Sort
View
ISCA
2005
IEEE
144views Hardware» more  ISCA 2005»
15 years 10 months ago
Scalable Load and Store Processing in Latency Tolerant Processors
Memory latency tolerant architectures support thousands of in-flight instructions without scaling cyclecritical processor resources, and thousands of useful instructions can compl...
Amit Gandhi, Haitham Akkary, Ravi Rajwar, Srikanth...
ISVLSI
2005
IEEE
169views VLSI» more  ISVLSI 2005»
15 years 10 months ago
High Performance Array Processor for Video Decoding
high NRE cost. Therefore, general purpose programmable processors using software to perform various functions become more attractive since programmability can simplify system devel...
J. Lee, Narayanan Vijaykrishnan, Mary Jane Irwin
174
Voted
EGC
2005
Springer
15 years 10 months ago
Statistical Modeling and Segmentation in Cardiac MRI Using a Grid Computing Approach
Abstract. Grid technology is widely emerging as a solution for wide-spread applicability of computerized analysis and processing procedures in biomedical sciences. In this paper we...
Sebastián Ordas, Hans C. van Assen, Loic Bo...
PODC
2004
ACM
15 years 10 months ago
Byzantine disk paxos: optimal resilience with byzantine shared memory
We present Byzantine Disk Paxos, an asynchronous shared-memory consensus algorithm that uses a collection of n > 3t disks, t of which may fail by becoming non-responsive or arb...
Ittai Abraham, Gregory Chockler, Idit Keidar, Dahl...
153
Voted
ICS
2004
Tsinghua U.
15 years 10 months ago
Applications of storage mapping optimization to register promotion
Storage mapping optimization is a flexible approach to folding array dimensions in numerical codes. It is designed to reduce the memory footprint after a wide spectrum of loop tr...
Patrick Carribault, Albert Cohen
« Prev « First page 1179 / 1380 Last » Next »