Sciweavers

7092 search results - page 1137 / 1419
» Parallelizing constraint programs
Sort
View
108
Voted
ASAP
2007
IEEE
144views Hardware» more  ASAP 2007»
15 years 9 months ago
A High-Throughput Programmable Decoder for LDPC Convolutional Codes
In this paper, we present and analyze a novel decoder architecture for LDPC convolutional codes (LDPCCCs). The proposed architecture enables high throughput and can be programmed ...
Marcel Bimberg, Marcos B. S. Tavares, Emil Mat&uac...
125
Voted
BIBE
2007
IEEE
150views Bioinformatics» more  BIBE 2007»
15 years 9 months ago
Differential Scoring for Systolic Sequence Alignment
Systolic implementations of dynamic programming solutions that utilize a similarity matrix can achieve appreciable performance with both course- and fine-grain parallelization. A ...
Antonio E. de la Serna
CIRA
2007
IEEE
113views Robotics» more  CIRA 2007»
15 years 9 months ago
Development of Control for a Serpentine Robot
—This paper describes the development and testing of control of the OmniTread OT-4 robot by the Seventh Generation (7G) Control System. Control of OT-4 was developed in the Yobot...
William R. Hutchison, Betsy J. Constantine, Johann...
108
Voted
GLVLSI
2007
IEEE
154views VLSI» more  GLVLSI 2007»
15 years 9 months ago
A design kit for a fully working shared memory multiprocessor on FPGA
This paper presents a framework to design a shared memory multiprocessor on a programmable platform. We propose a complete flow, composed by a programming model and a template ar...
Antonino Tumeo, Matteo Monchiero, Gianluca Palermo...
89
Voted
IEEEPACT
2007
IEEE
15 years 9 months ago
A Loop Correlation Technique to Improve Performance Auditing
Performance auditing is an online optimization strategy that empirically measures the effectiveness of an optimization on a particular code region. It has the potential to greatly...
Jeremy Lau, Matthew Arnold, Michael Hind, Brad Cal...
« Prev « First page 1137 / 1419 Last » Next »