6004 search results - page 795 / 1201 » Parallelizing query optimization |
147
click to vote
IPPS
1999
IEEE
15 years 8 months ago
1999
IEEE
We propose the recursive grid layout scheme for deriving efficient layouts of a variety of hierarchical networks and computing upper bounds on the VLSI area of general hierarchica...
130
click to vote
EUROPAR
1999
Springer
15 years 8 months ago
1999
Springer
This paper describes a tiling technique that can be used by application programmers and optimizing compilers to obtain I/O-efficient versions of regular scientific loop nests. Du...
135
click to vote
ICS
1999
Tsinghua U.
15 years 8 months ago
1999
Tsinghua U.
A cache line size has a signi cant e ect on missrate and memorytra c. Today's computers use a xed line size, typically 32B, which may not be optimalfor a given application. O...
155
click to vote
HCW
1998
IEEE
15 years 8 months ago
1998
IEEE
Java supports heterogeneous applications by transforming a heterogeneous network of machines into a homogeneous network of Java virtual machines. This abstracts over many of the c...
111
click to vote
IPPS
1998
IEEE
15 years 8 months ago
1998
IEEE
Abstract. In this paper, we present a methodology for mapping an Embedded Signal Processing ESP application onto HPC platforms such that the throughput performance is maximized. Pr...