Sciweavers

26 search results - page 6 / 6
» Parameterizing a Groundness Analysis of Logic Programs
Sort
View
DAC
2009
ACM
14 years 1 months ago
Clock skew optimization via wiresizing for timing sign-off covering all process corners
Manufacturing process variability impacts the performance of synchronous logic circuits by means of its effect on both clock network and functional block delays. Typically, varia...
Sari Onaissi, Khaled R. Heloue, Farid N. Najm