Sciweavers

187 search results - page 16 / 38
» Parametric Encryption Hardware Design
Sort
View
CCS
1994
ACM
15 years 1 months ago
Protocol Failure in the Escrowed Encryption Standard
The Escrowed Encryption Standard (EES) defines a US Government family of cryptographic processors, popularly known as "Clipper" chips, intended to protect unclassified g...
Matt Blaze
AFRICACRYPT
2008
Springer
15 years 4 months ago
Implementation of the AES-128 on Virtex-5 FPGAs
Abstract. This paper presents an updated implementation of the Advanced Encryption Standard (AES) on the recent Xilinx Virtex-5 FPGAs. We show how a modified slice structure in th...
Philippe Bulens, François-Xavier Standaert,...
DSD
2008
IEEE
131views Hardware» more  DSD 2008»
15 years 4 months ago
PUFFIN: A Novel Compact Block Cipher Targeted to Embedded Digital Systems
In this paper, we examine the digital hardware design and implementation of a novel compact block cipher, referred to as PUFFIN, that is suitable for embedded applications. An imp...
Huiju Cheng, Howard M. Heys, Cheng Wang
ISQED
2010
IEEE
156views Hardware» more  ISQED 2010»
14 years 11 months ago
On the design of different concurrent EDC schemes for S-Box and GF(p)
Recent studies have shown that an attacker can retrieve confidential information from cryptographic hardware (e.g. the secret key) by introducing internal faults. A secure and re...
Jimson Mathew, Hafizur Rahaman, Abusaleh M. Jabir,...
GLOBECOM
2010
IEEE
14 years 7 months ago
Constructing Secure Localization Systems with Adjustable Granularity Using Commodity Hardware
Proof of a user's identity is not always a sufficient means for making an authorization decision. In an increasing set of circumstances, knowledge of physical location provide...
Patrick Traynor, Joshua Schiffman, Thomas F. La Po...