Sciweavers

187 search results - page 34 / 38
» Parametric Encryption Hardware Design
Sort
View
ISCAS
2005
IEEE
191views Hardware» more  ISCAS 2005»
15 years 3 months ago
Behavioural modeling and simulation of a switched-current phase locked loop
Recent work has shown that the use of switched current methods can provide an effective route to implementation of analog IC functionality using a standard digital CMOS process. Fu...
Peter R. Wilson, Reuben Wilcock
SASP
2008
IEEE
162views Hardware» more  SASP 2008»
15 years 4 months ago
Accelerating Compute-Intensive Applications with GPUs and FPGAs
—Accelerators are special purpose processors designed to speed up compute-intensive sections of applications. Two extreme endpoints in the spectrum of possible accelerators are F...
Shuai Che, Jie Li, Jeremy W. Sheaffer, Kevin Skadr...
ICDE
2002
IEEE
141views Database» more  ICDE 2002»
15 years 11 months ago
Providing Database as a Service
In this paper, we explore a new paradigm for data management in which a third party service provider hosts "database as a service" providing its customers seamless mecha...
Balakrishna R. Iyer, Hakan Hacigümüs, Sh...
ASPLOS
2009
ACM
15 years 10 months ago
Complete information flow tracking from the gates up
For many mission-critical tasks, tight guarantees on the flow of information are desirable, for example, when handling important cryptographic keys or sensitive financial data. We...
Mohit Tiwari, Hassan M. G. Wassel, Bita Mazloom, S...
RSP
2006
IEEE
116views Control Systems» more  RSP 2006»
15 years 3 months ago
Performance Evaluation of an Adaptive FPGA for Network Applications
This paper presents the design and the performance evaluation of a coarse-grain dynamically reconfigurable platform for network applications. The platform consists of two MicroBla...
Christoforos Kachris, Stamatis Vassiliadis