Sciweavers

187 search results - page 5 / 38
» Parametric Encryption Hardware Design
Sort
View
DSD
2005
IEEE
104views Hardware» more  DSD 2005»
15 years 3 months ago
Design of Transport Triggered Architecture Processors for Wireless Encryption
Transport Triggered Architecture (TTA) offers a costeffective trade-off between the size and performance of ASICs and the programmability of general-purpose processors. In this pa...
Panu Hämäläinen, Jari Heikkinen, Ma...
MSS
2000
IEEE
130views Hardware» more  MSS 2000»
15 years 1 months ago
Design for a Decentralized Security System For Network Attached Storage
T This paper describes an architecture for a secure file system based on network-attached storage that guarantees end-to-end encryption for all user data. We describe the design of...
William E. Freeman, Ethan L. Miller
ARC
2007
Springer
119views Hardware» more  ARC 2007»
15 years 3 months ago
Authentication of FPGA Bitstreams: Why and How
Abstract. Encryption of volatile FPGA bitstreams provides confidentiality to the design but does not ensure its authenticity. This paper motivates the need for adding authenticati...
Saar Drimer
CCR
1999
138views more  CCR 1999»
14 years 9 months ago
Context-agile encryption for high speed communication networks
Different applications have different security requirements for data privacy, data integrity, and authentication. Encryption is one technique that addresses these requirements. En...
Lyndon G. Pierson, Edward L. Witzke, Mark O. Bean,...
ISCAS
2005
IEEE
141views Hardware» more  ISCAS 2005»
15 years 3 months ago
Image compression using texture modeling
Abstract— We consider the problem of improving the performance of multiwavelets-based image coders through texture parametrization. Texture parametrization is designed to achieve...
Lahouari Ghouti, Ahmed Bouridane, Mohammad K. Ibra...