Sciweavers

187 search results - page 9 / 38
» Parametric Encryption Hardware Design
Sort
View
106
Voted
ICCAD
1994
IEEE
92views Hardware» more  ICCAD 1994»
15 years 6 months ago
Synthesis of manufacturable analog circuits
? We describe a synthesis system that takes operating range constraints and inter- and intra- circuit parametric manufacturing variations into account while designing a sized and b...
Tamal Mukherjee, L. Richard Carley, Rob A. Rutenba...
ICCAD
2006
IEEE
95views Hardware» more  ICCAD 2006»
15 years 10 months ago
Robust estimation of parametric yield under limited descriptions of uncertainty
Reliable prediction of parametric yield for a specific design is difficult; a significant reason is the reliance of the yield estimation methods on the hard-to-measure distributio...
Wei-Shen Wang, Michael Orshansky
ASPDAC
2006
ACM
104views Hardware» more  ASPDAC 2006»
15 years 5 months ago
SAVS: a self-adaptive variable supply-voltage technique for process- tolerant and power-efficient multi-issue superscalar proces
- Technology scaling and sub-wavelength optical lithography is associated with significant process variations. We propose a self-adaptive variable supply-voltage scaling (SAVS) tec...
Hai Li, Yiran Chen, Kaushik Roy, Cheng-Kok Koh
119
Voted
HOST
2008
IEEE
15 years 8 months ago
Detecting Malicious Inclusions in Secure Hardware: Challenges and Solutions
This paper addresses a new threat to the security of integrated circuits (ICs) used in safety critical, security and military systems. The migration of IC fabrication to low-cost ...
Xiaoxiao Wang, Mohammad Tehranipoor, Jim Plusquell...
FPGA
2007
ACM
142views FPGA» more  FPGA 2007»
15 years 8 months ago
Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis
Variations in the semiconductor fabrication process results in variability in parameters between transistors on the same die, a problem exacerbated by lithographic scaling. The re...
N. Pete Sedcole, Peter Y. K. Cheung