28 search results - page 4 / 6 » Partitioned Schedules for Clustered VLIW Architectures |
109
click to vote
MICRO
2003
IEEE
15 years 7 months ago
2003
IEEE
Wire delays are a major concern for current and forthcoming processors. One approach to attack this problem is to divide the processor into semi-independent units referred to as c...
105
click to vote
ASPLOS
2000
ACM
15 years 6 months ago
2000
ACM
The high arithmetic rates of media processing applications require architectures with tens to hundreds of functional units, multiple register files, and explicit interconnect betw...
115
Voted
LCPC
2005
Springer
15 years 7 months ago
2005
Springer
Abstract. Compiler is substantially regarded as the most essential component in the software toolchain to promote a successful processor design. This paper describes our preliminar...
116
click to vote
MICRO
1993
IEEE
15 years 5 months ago
1993
IEEE
Extensive research has been done on extracting parallelism from single instruction stream processors. This paper presents some results of our investigation into ways to modify MIM...
131
click to vote
ECRTS
2004
IEEE
15 years 5 months ago
2004
IEEE
We present an approach to partitioning and mapping for multicluster embedded systems consisting of time-triggered and eventtriggered clusters, interconnected via gateways. We have...