Sciweavers

635 search results - page 67 / 127
» Path Optimization in Programs and Its Application to Debuggi...
Sort
View
EURODAC
1994
IEEE
186views VHDL» more  EURODAC 1994»
15 years 7 months ago
Algorithms for a switch module routing problem
We consider a switch module routing problem for symmetric array FPGAs. The work is motivated by two applications. The rst is that of eciently evaluating switch module designs [8]...
Shashidhar Thakur, D. F. Wong, S. Muthukrishnan
BROADNETS
2006
IEEE
15 years 9 months ago
Transparent Optimization of Grid Server Selection With Real-Time Passive Network Measurements
Grid services have tremendously simplified the programming challenges in leveraging large-scale distributed comAt the same time, the increased level of abstraction reduces the op...
Marcia Zangrilli, Bruce Lowekamp
TMC
2008
192views more  TMC 2008»
15 years 2 months ago
A Bidding Algorithm for Optimized Utility-Based Resource Allocation in Ad Hoc Networks
Abstract-- This article proposes a scheme for bandwidth allocation in wireless ad hoc networks. The quality of service (QoS) levels for each end-to-end flow are expressed using a r...
Calin Curescu, Simin Nadjm-Tehrani
ICRA
2009
IEEE
98views Robotics» more  ICRA 2009»
15 years 9 months ago
Multi-robot routing with linear decreasing rewards over time
Abstract— We study multi-robot routing problems (MRLDR) where a team of robots has to visit a set of given targets with linear decreasing rewards over time, such as required for ...
Ali Ekici, Pinar Keskinocak, Sven Koenig
HIPEAC
2011
Springer
14 years 2 months ago
NoC-aware cache design for multithreaded execution on tiled chip multiprocessors
In chip multiprocessors (CMPs), data accesslatency dependson the memory hierarchy organization, the on-chip interconnect (NoC), and the running workload. Reducing data access late...
Ahmed Abousamra, Alex K. Jones, Rami G. Melhem