Sciweavers

3686 search results - page 607 / 738
» Pattern-Based Parallel Programming
Sort
View
111
Voted
ASAP
2008
IEEE
142views Hardware» more  ASAP 2008»
15 years 8 months ago
Managing multi-core soft-error reliability through utility-driven cross domain optimization
As semiconductor processing technology continues to scale down, managing reliability becomes an increasingly difficult challenge in high-performance microprocessor design. Transie...
Wangyuan Zhang, Tao Li
IEEEPACT
2008
IEEE
15 years 8 months ago
Redundancy elimination revisited
This work proposes and evaluates improvements to previously known algorithms for redundancy elimination. Enhanced Scalar Replacement combines two classic techniques, scalar replac...
Keith D. Cooper, Jason Eckhardt, Ken Kennedy
134
Voted
RTAS
2008
IEEE
15 years 8 months ago
Using Trace Scratchpads to Reduce Execution Times in Predictable Real-Time Architectures
Instruction scratchpads have been previously suggested as a way to reduce the worst case execution time (WCET) of hard real-time programs without introducing the analysis issues p...
Jack Whitham, Neil C. Audsley
CLUSTER
2007
IEEE
15 years 8 months ago
The challenges and rewards of petascale clusters
-Jul 2 - Santa Clara Conv Ctr - abstracts by 4/30 Asilomar Conference on Signals, Systems, and Computers due by June 1 [more] - Nov 1-4, 2009 - Asilomar Conf Grounds, Pacific Grove...
Mark Seager
117
Voted
MEMOCODE
2007
IEEE
15 years 8 months ago
Scheduling as Rule Composition
Bluespec is a high-level hardware description language used for architectural exploration, hardware modeling and synthesis of semiconductor chips. In Bluespec, one views hardware ...
Nirav Dave, Arvind, Michael Pellauer