Sciweavers

5799 search results - page 366 / 1160
» Patterns Generate Architectures
Sort
View
RSP
2003
IEEE
130views Control Systems» more  RSP 2003»
15 years 11 months ago
Contributions to middleware architectures to prototype distribution infrastructures
— Distributed applications require specific middleware support for semantics and run-time constraints for a wide range of hardware or software configurations. However, their fu...
Jérôme Hugues, Laurent Pautet, Fabric...
DSN
2004
IEEE
15 years 10 months ago
SCIDIVE: A Stateful and Cross Protocol Intrusion Detection Architecture for Voice-over-IP Environments
Voice over IP (VoIP) systems are gaining in popularity as the technology for transmitting voice traffic over IP networks. As the popularity of VoIP systems increases, they are bei...
Yu-Sung Wu, Saurabh Bagchi, Sachin Garg, Navjot Si...
PAAPP
2006
141views more  PAAPP 2006»
15 years 6 months ago
Algorithmic optimizations of a conjugate gradient solver on shared memory architectures
OpenMP is an architecture-independent language for programming in the shared memory model. OpenMP is designed to be simple and in terms of programming abstractions. Unfortunately,...
Henrik Löf, Jarmo Rantakokko
MICRO
2010
IEEE
215views Hardware» more  MICRO 2010»
15 years 4 months ago
A Task-Centric Memory Model for Scalable Accelerator Architectures
This paper presents a task-centric memory model for 1000-core compute accelerators. Visual computing applications are emerging as an important class of workloads that can exploit ...
John H. Kelm, Daniel R. Johnson, Steven S. Lumetta...
170
Voted
ASPDAC
2009
ACM
115views Hardware» more  ASPDAC 2009»
15 years 4 months ago
Frequent value compression in packet-based NoC architectures
The proliferation of Chip Multiprocessors (CMPs) has led to the integration of large on-chip caches. For scalability reasons, a large on-chip cache is often divided into smaller ba...
Ping Zhou, Bo Zhao, Yu Du, Yi Xu, Youtao Zhang, Ju...