Sciweavers

1058 search results - page 162 / 212
» Performance Analysis of Mapping Strategies for Parallel Simu...
Sort
View
133
Voted
JMM2
2008
92views more  JMM2 2008»
15 years 3 months ago
Dimensionality Reduction using SOM based Technique for Face Recognition
Unsupervised or Self-Organized learning algorithms have become very popular for discovery of significant patterns or features in the input data. The three prominent algorithms name...
Dinesh Kumar, C. S. Rai, Shakti Kumar
140
Voted
HPDC
2005
IEEE
15 years 9 months ago
411 on scalable password service
In this paper we present 411, a password distribution system for high performance environments that provides security and scalability. We show that existing solutions such as NIS ...
Federico D. Sacerdoti, Mason J. Katz, Philip M. Pa...
147
Voted
IEEEPACT
2002
IEEE
15 years 8 months ago
Using the Compiler to Improve Cache Replacement Decisions
Memory performance is increasingly determining microprocessor performance and technology trends are exacerbating this problem. Most architectures use set-associative caches with L...
Zhenlin Wang, Kathryn S. McKinley, Arnold L. Rosen...
161
Voted
DSD
2006
IEEE
135views Hardware» more  DSD 2006»
15 years 7 months ago
Hardware-Software Codesign of a Vector Co-processor for Public Key Cryptography
Until now, most cryptography implementations on parallel architectures have focused on adapting the software to SIMD architectures initially meant for media applications. In this ...
Jacques J. A. Fournier, Simon W. Moore
133
Voted
HICSS
2006
IEEE
164views Biometrics» more  HICSS 2006»
15 years 9 months ago
A Methodology for Generating Application-Specific Heterogeneous Processor Arrays
Hardware designers are increasingly turning to Single Chip Multi-Processors to achieve power and throughput goals. To further increase performance for a specific application the c...
Stephen D. Craven, Cameron Patterson, Peter M. Ath...