Sciweavers

583 search results - page 108 / 117
» Performance Evaluation of Multicast Cost Sharing Mechanisms
Sort
View
SP
2010
IEEE
158views Security Privacy» more  SP 2010»
15 years 1 months ago
Tamper Evident Microprocessors
Abstract—Most security mechanisms proposed to date unquestioningly place trust in microprocessor hardware. This trust, however, is misplaced and dangerous because microprocessors...
Adam Waksman, Simha Sethumadhavan
EACL
2003
ACL Anthology
14 years 11 months ago
Cohesion and coherence for Automatic Summarization
This paper presents the integration of cohesive properties of text with coherence relations, to obtain an adequate representation of text for automatic summarization. A summarizer...
Laura Alonso Alemany, María Fuentes Fort
ISCA
2006
IEEE
144views Hardware» more  ISCA 2006»
14 years 9 months ago
Conditional Memory Ordering
Conventional relaxed memory ordering techniques follow a proactive model: at a synchronization point, a processor makes its own updates to memory available to other processors by ...
Christoph von Praun, Harold W. Cain, Jong-Deok Cho...
ICMCS
2009
IEEE
179views Multimedia» more  ICMCS 2009»
14 years 7 months ago
Providing QoS support for wireless remote healthcare system
Abstract--Recent advances in wireless sensor technology facilitate the development of remote healthcare systems, which can significantly reduce the healthcare cost. Despite the ini...
Shanshan Jiang, Yuan Xue, Annarita Giani, Ruzena B...
CODES
2004
IEEE
15 years 1 months ago
Operation tables for scheduling in the presence of incomplete bypassing
Register bypassing is a powerful and widely used feature in modern processors to eliminate certain data hazards. Although complete bypassing is ideal for performance, bypassing ha...
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, ...