Sciweavers

1337 search results - page 166 / 268
» Performance Evaluation of a Parallel Simulation Environment
Sort
View
IPPS
2009
IEEE
15 years 9 months ago
Using hardware transactional memory for data race detection
Abstract—Widespread emergence of multicore processors will spur development of parallel applications, exposing programmers to degrees of hardware concurrency hitherto unavailable...
Shantanu Gupta, Florin Sultan, Srihari Cadambi, Fr...
IEEEPACT
2007
IEEE
15 years 9 months ago
A Flexible Heterogeneous Multi-Core Architecture
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...
Miquel Pericàs, Adrián Cristal, Fran...
IEEEPACT
1998
IEEE
15 years 7 months ago
Origin 2000 Design Enhancements for Communication Intensive Applications
The SGI Origin 2000 is designedto support a wide range of applications and has low local and remote memory latencies. However, it often has a high ratio of remote to local misses....
Gheith A. Abandah, Edward S. Davidson
GCC
2010
Springer
15 years 1 months ago
DFC: Towards Effective Feedback Flow Management for Datacenters
Quality of Service (QoS) is essential to datacenters, which requires effective schemes to manage the flows among numerous servers. However, existing management techniques mainly fo...
Baohua Yang, Guodong Li, Yaxuan Qi, Yibo Xue, Jun ...
IPPS
2005
IEEE
15 years 8 months ago
Technology-based Architectural Analysis of Operand Bypass Networks for Efficient Operand Transport
As semiconductor feature sizes decrease, interconnect delay is becoming a dominant component of processor cycle times. This creates a critical need to shift microarchitectural des...
Hongkyu Kim, D. Scott Wills, Linda M. Wills