Sciweavers

5564 search results - page 437 / 1113
» Performance Modeling of HPC Applications
Sort
View
DSVIS
1994
Springer
15 years 9 months ago
A Model-Based Approach to Presentation: A Continuum from Task Analysis to Prototype
This paper presents a complete model-based approach to the building of presentation for a business oriented highly interactive application. This approach is considered complete in...
François Bodart, Anne-Marie Hennebert, Isab...
IJCNN
2007
IEEE
16 years 14 days ago
Implementation of multi-layer leaky integrator networks on a cellular processor array
- We present an application of a massively parallel processor array VLSI circuit to the implementation of neural networks in complex architectural arrangements. The work was motiva...
David R. W. Barr, Piotr Dudek, Jonathan M. Chamber...
CODES
2004
IEEE
15 years 10 months ago
RTOS-centric hardware/software cosimulator for embedded system design
This paper presents an RTOS-centric hardwareisoftware cosimulator which we have developed for embedded system design. One of the most remarkable features in our cosimulator is tha...
Shinya Honda, Takayuki Wakabayashi, Hiroyuki Tomiy...
IWOMP
2010
Springer
15 years 11 months ago
Enabling Low-Overhead Hybrid MPI/OpenMP Parallelism with MPC
Abstract. With the advent of multicore- and manycore-based supercomputers, parallel programming models like MPI and OpenMP become more widely used to express various levels of para...
Patrick Carribault, Marc Pérache, Herv&eacu...
NIPS
2001
15 years 7 months ago
Thin Junction Trees
We present an algorithm that induces a class of models with thin junction trees--models that are characterized by an upper bound on the size of the maximal cliques of their triang...
Francis R. Bach, Michael I. Jordan