Sciweavers

5564 search results - page 95 / 1113
» Performance Modeling of HPC Applications
Sort
View
SBACPAD
2003
IEEE
103views Hardware» more  SBACPAD 2003»
15 years 3 months ago
Performance Analysis Issues for Parallel Implementations of Propagation Algorithm
This paper presents a theoretical study to evaluate the performance of a family of parallel implementations of the propagation algorithm. The propagation algorithm is used to an i...
Leonardo Brenner, Luiz Gustavo Fernandes, Paulo Fe...
DSD
2006
IEEE
99views Hardware» more  DSD 2006»
15 years 1 months ago
Flexible Bus and NoC Performance Analysis with Configurable Synthetic Workloads
We present a flexible method for bus and network on chip performance analysis, which is based on the adaptation of workload models to resemble various applications. Our analysis m...
Rikard Thid, Ingo Sander, Axel Jantsch
EUROPAR
2007
Springer
15 years 4 months ago
Grid Resource Ranking Using Low-Level Performance Measurements
Abstract. This paper outlines a feasible approach to ranking Grid resources based on an easily obtainable application-specific performance model utilizing low-level performance me...
George Tsouloupas, Marios D. Dikaiakos
SP
2002
IEEE
134views Security Privacy» more  SP 2002»
14 years 9 months ago
Performance engineering, PSEs and the GRID
Performance Engineering is concerned with the reliable prediction and estimation of the performance of scientific and engineering applications on a variety of parallel and distrib...
Tony Hey, Juri Papay
DATE
2002
IEEE
84views Hardware» more  DATE 2002»
15 years 2 months ago
Performance-Area Trade-Off of Address Generators for Address Decoder-Decoupled Memory
Multimedia applications are characterized by a large number of data accesses and complex array index manipulations. The built-in address decoder in the RAM memory model commonly u...
Sambuddhi Hettiaratchi, Peter Y. K. Cheung, Thomas...