Sciweavers

6709 search results - page 101 / 1342
» Performance Modelling of the Computational Hardware: A Stati...
Sort
View
102
Voted
ICPPW
2006
IEEE
15 years 6 months ago
m-LPN: An Approach Towards a Dependable Trust Model for Pervasive Computing Applications
Trust, the fundamental basis of ‘cooperation’ – one of the most important characteristics for the performance of pervasive ad hoc network-- is under serious threat with the ...
Munirul M. Haque, Sheikh Iqbal Ahamed
DSN
2005
IEEE
15 years 6 months ago
Checking Array Bound Violation Using Segmentation Hardware
The ability to check memory references against their associated array/buffer bounds helps programmers to detect programming errors involving address overruns early on and thus avo...
Lap-Chung Lam, Tzi-cker Chiueh
ISCA
1991
IEEE
162views Hardware» more  ISCA 1991»
15 years 4 months ago
Comparison of Hardware and Software Cache Coherence Schemes
We use mean value analysis models to compare representative hardware and software cache coherence schemes for a large-scale shared-memory system. Our goal is to identify the workl...
Sarita V. Adve, Vikram S. Adve, Mark D. Hill, Mary...
FCCM
1998
IEEE
113views VLSI» more  FCCM 1998»
15 years 5 months ago
PAM-Blox: High Performance FPGA Design for Adaptive Computing
PAM-Blox are object-oriented circuit generators on top of the PCI Pamette design environment, PamDC. High- performance FPGA design for adaptive computing is simplified by using a ...
Oskar Mencer, Martin Morf, Michael J. Flynn
81
Voted
SC
2005
ACM
15 years 6 months ago
Massive High-Performance Global File Systems for Grid computing
In this paper we describe the evolution of Global File Systems from the concept of a few years ago, to a first demonstration using hardware Fibre Channel frame encoding into IP pa...
Phil Andrews, Patricia A. Kovatch, Chris Jordan