Sciweavers

6709 search results - page 1222 / 1342
» Performance Modelling of the Computational Hardware: A Stati...
Sort
View
MSS
2007
IEEE
105views Hardware» more  MSS 2007»
16 years 12 days ago
Quota enforcement for high-performance distributed storage systems
Storage systems manage quotas to ensure that no one user can use more than their share of storage, and that each user gets the storage they need. This is difficult for large, dis...
Kristal T. Pollack, Darrell D. E. Long, Richard A....
DAC
2002
ACM
16 years 7 months ago
Design of a high-throughput low-power IS95 Viterbi decoder
The design of high-throughput large-state Viterbi decoders relies on the use of multiple arithmetic units. The global communication channels among these parallel processors often ...
Xun Liu, Marios C. Papaefthymiou
IEEEPACT
2005
IEEE
15 years 11 months ago
Trace Cache Sampling Filter
This paper presents a new technique for efficient usage of small trace caches. A trace cache can significantly increase the performance of wide out-oforder processors, but to be e...
Michael Behar, Avi Mendelson, Avinoam Kolodny
SIGMETRICS
2004
ACM
124views Hardware» more  SIGMETRICS 2004»
15 years 11 months ago
Interposed proportional sharing for a storage service utility
This paper develops and evaluates new share-based scheduling algorithms for differentiated service quality in network services, such as network storage servers. This form of resou...
Wei Jin, Jeffrey S. Chase, Jasleen Kaur
FPGA
2004
ACM
126views FPGA» more  FPGA 2004»
15 years 11 months ago
A synthesis oriented omniscient manual editor
The cost functions used to evaluate logic synthesis transformations for FPGAs are far removed from the final speed and routability determined after placement, routing and timing a...
Tomasz S. Czajkowski, Jonathan Rose
« Prev « First page 1222 / 1342 Last » Next »