2964 search results - page 240 / 593 » Performance Prediction of a Parallel Simulator |
128
Voted
WSC
2007
15 years 6 months ago
2007
This paper is motivated by a case study performed at a company that manufactures two main types of customized products. In an effort to significantly increase their throughput cap...
134
click to vote
ICPP
2002
IEEE
15 years 8 months ago
2002
IEEE
Recently, several experimental studies have been conducted on block data layout as a data transformation technique used in conjunction with tiling to improve cache performance. In...
137
Voted
ISCA
1994
IEEE
15 years 7 months ago
1994
IEEE
This paper evaluates the tradeoffs involved in the design of the software-extended memory system of Alewife, a multiprocessor architecturethat implements coherentsharedmemorythrou...
131
Voted
VLSID
2007
IEEE
16 years 4 months ago
2007
IEEE
Today, VLSI systems for computationally demanding applications are being built as Systems-on-Chip (SoCs) with a distributed memory sub-system which is shared by a large number of ...
121
Voted
ICCD
2006
IEEE
16 years 17 days ago
2006
IEEE
—This paper introduces the microarchitecture and logical implementation of SMT (Simultaneous Multithreading) improvement of Godson-2 processor which is a 64-bit, four-issue, out-...