Sciweavers

2964 search results - page 349 / 593
» Performance Prediction of a Parallel Simulator
Sort
View
ICRA
2005
IEEE
144views Robotics» more  ICRA 2005»
15 years 10 months ago
Hill-Based Model as a Myoprocessor for a Neural Controlled Powered Exoskeleton Arm - Parameters Optimization
— The exoskeleton robot, serving as an assistive device worn by the human (orthotic), functions as a humanamplifier. Setting the human machine interface (HMI) at the neuro-muscu...
Ettore Cavallaro, Jacob Rosen, Joel C. Perry, Step...
SASP
2009
IEEE
291views Hardware» more  SASP 2009»
15 years 11 months ago
FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs
— As growing power dissipation and thermal effects disrupted the rising clock frequency trend and threatened to annul Moore’s law, the computing industry has switched its route...
Alexandros Papakonstantinou, Karthik Gururaj, John...
ICPP
2005
IEEE
15 years 10 months ago
Exploring Processor Design Options for Java-Based Middleware
Java-based middleware is a rapidly growing workload for high-end server processors, particularly Chip Multiprocessors (CMP). To help architects design future microprocessors to ru...
Martin Karlsson, Erik Hagersten, Kevin E. Moore, D...
HPCA
2004
IEEE
16 years 4 months ago
Stream Register Files with Indexed Access
Many current programmable architectures designed to exploit data parallelism require computation to be structured to operate on sequentially accessed vectors or streams of data. A...
Nuwan Jayasena, Mattan Erez, Jung Ho Ahn, William ...
HPCA
2003
IEEE
16 years 4 months ago
Active I/O Switches in System Area Networks
We present an active switch architecture to improve the performance of systems connected via system area networks. Our programmable active switches not only flexibly route packets...
Ming Hao, Mark Heinrich