2964 search results - page 475 / 593 » Performance Prediction of a Parallel Simulator |
171
click to vote
HOTI
2011
IEEE
14 years 3 months ago
2011
IEEE
Abstract—Network-on-Chips (NoCs) paradigm is fast becoming a defacto standard for designing communication infrastructure for multicores with the dual goals of reducing power cons...
162
click to vote
PCRCW
1997
Springer
15 years 8 months ago
1997
Springer
In recent years, theChaos Project at theUniversityofWashingtonhas analyzed and simulated a dozen routing algorithms. Three new routing algorithms have been invented; of these, the...
160
click to vote
PPSN
2000
Springer
15 years 7 months ago
2000
Springer
Abstract. We explore a new general-purpose heuristic for nding highquality solutions to hard optimization problems. The method, called extremal optimization, is inspired by self-or...
114
click to vote
IEEEPACT
2008
IEEE
15 years 10 months ago
2008
IEEE
In a hardware transactional memory system with lazy versioning and lazy conflict detection, the process of transaction commit can emerge as a bottleneck. This is especially true ...
131
click to vote
PDP
2010
IEEE
15 years 8 months ago
2010
IEEE
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...