Sciweavers

2964 search results - page 538 / 593
» Performance Prediction of a Parallel Simulator
Sort
View
JEI
2007
90views more  JEI 2007»
14 years 9 months ago
Low-complexity high-performance multiscale error diffusion technique for digital halftoning
Multiscale error diffusion (MED) is superior to conventional error diffusion algorithms as it can eliminate directional hysteresis completely. However, due to its frame-oriented p...
Yik-Hing Fung, Ka-Chun Lui, Yuk-Hee Chan
SAMOS
2010
Springer
14 years 7 months ago
Power aware heterogeneous MPSoC with dynamic task scheduling and increased data locality for multiple applications
A new heterogeneous multiprocessor system with dynamic memory and power management for improved performance and power consumption is presented. Increased data locality is automatic...
Oliver Arnold, Gerhard Fettweis
ICIP
2003
IEEE
15 years 11 months ago
Embedded co-processor architecture for CMOS based image acquisition
This paper describes a new co-processor architecture designed for CMOS sensor imaging. The co-processor unit is integrated into the image acquisition loop so as to exploit the ful...
Julien Dubois, Marco Mattavelli
HPCA
2004
IEEE
15 years 10 months ago
Improving Disk Throughput in Data-Intensive Servers
Low disk throughput is one of the main impediments to improving the performance of data-intensive servers. In this paper, we propose two management techniques for the disk control...
Enrique V. Carrera, Ricardo Bianchini
HPCA
2002
IEEE
15 years 10 months ago
Bandwidth Adaptive Snooping
This paper advocates that cache coherence protocols use a bandwidth adaptive approach to adjust to varied system configurations (e.g., number of processors) and workload behaviors...
Milo M. K. Martin, Daniel J. Sorin, Mark D. Hill, ...