Sciweavers

155 search results - page 27 / 31
» Performance Study of a Concurrent Multithreaded Processor
Sort
View
INFOCOM
2009
IEEE
15 years 4 months ago
Nuclei: GPU-Accelerated Many-Core Network Coding
—While it is a well known result that network coding achieves optimal flow rates in multicast sessions, its potential for practical use has remained to be a question, due to its...
Hassan Shojania, Baochun Li, Xin Wang
ISCA
2007
IEEE
149views Hardware» more  ISCA 2007»
15 years 3 months ago
An effective hybrid transactional memory system with strong isolation guarantees
We propose signature-accelerated transactional memory (SigTM), a hybrid TM system that reduces the overhead of software transactions. SigTM uses hardware signatures to track the r...
Chi Cao Minh, Martin Trautmann, JaeWoong Chung, Au...
89
Voted
CASCON
1996
114views Education» more  CASCON 1996»
14 years 10 months ago
Modeling on-line rebalancing with priorities and executing on parallel database systems
Because changes to the database (DB) and workload occur during a DB system's lifetime, the physical DB design must evolve to sustain good performance. These changes are carri...
Daniel C. Zilio
ESTIMEDIA
2006
Springer
15 years 1 months ago
Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip
Increasingly more MPSoC platforms are being developed to meet the rising demands from concurrently executing applications. These systems are often heterogeneous with the use of de...
Akash Kumar, Bart Mesman, Bart D. Theelen, Henk Co...
CASES
2003
ACM
15 years 2 months ago
Extending STI for demanding hard-real-time systems
Software thread integration (STI) is a compilation technique which enables the efficient use of an application’s fine-grain idle time on generic processors without special hardw...
Benjamin J. Welch, Shobhit O. Kanaujia, Adarsh See...