Sciweavers

1564 search results - page 294 / 313
» Performance Tuning of Iterative Algorithms in Signal Process...
Sort
View
FPGA
2003
ACM
161views FPGA» more  FPGA 2003»
15 years 3 months ago
Implementation of BEE: a real-time large-scale hardware emulation engine
This paper describes the hardware implementation of a real-time, large-scale, multi-chip FPGA (Field Programmable Gate Array) based emulation engine with a capacity of 10 million ...
Chen Chang, Kimmo Kuusilinna, Brian C. Richards, R...
DATE
2002
IEEE
206views Hardware» more  DATE 2002»
15 years 2 months ago
Accurate Area and Delay Estimators for FPGAs
We present an area and delay estimator in the context of a compiler that takes in high level signal and image processing applications described in MATLAB and performs automatic de...
Anshuman Nayak, Malay Haldar, Alok N. Choudhary, P...
DATE
2009
IEEE
113views Hardware» more  DATE 2009»
15 years 4 months ago
Scalable compile-time scheduler for multi-core architectures
As the number of cores continues to grow in both digital signal and general purpose processors, tools which perform automatic scheduling from model-based designs are of increasing...
Maxime Pelcat, Pierrick Menuet, Slaheddine Aridhi,...
NIME
2001
Springer
136views Music» more  NIME 2001»
15 years 2 months ago
The MATRIX: A Novel Controller for Musical Expression
The MATRIX (Multipurpose Array of Tactile Rods for Interactive eXpression) is a new musical interface for amateurs and professionals alike. It gives users a 3dimensional tangible ...
Dan Overholt
DICTA
2003
14 years 11 months ago
Gaussian Blurring-Deblurring for Improved Image Compression
The deblurring of Gaussian blur by inverting the action of the diffusion equation has long been known. This technique is interesting but without much practical application since th...
Moi Hoon Yap, Michel Bister, Hong Tat Ewe