Sciweavers

1370 search results - page 38 / 274
» Performance analysis and optimization of latency insensitive...
Sort
View
ISVLSI
2003
IEEE
115views VLSI» more  ISVLSI 2003»
15 years 3 months ago
Getting High-Performance Silicon from System-Level Design
System-level design techniques promise a way to lessen the productivity gap between fabrication and design. Unfortunately, these techniques have been slow to catch on, in part bec...
W. Rhett Davis
ESORICS
2009
Springer
15 years 10 months ago
The Wisdom of Crowds: Attacks and Optimal Constructions
We present a traffic analysis of the ADU anonymity scheme presented at ESORICS 2008, and the related RADU scheme. We show that optimal attacks are able to de-anonymize messages mor...
Carmela Troncoso, Claudia Díaz, Emilia K&au...
ICS
2007
Tsinghua U.
15 years 3 months ago
Optimization and bottleneck analysis of network block I/O in commodity storage systems
Building commodity networked storage systems is an important architectural trend; Commodity servers hosting a moderate number of consumer-grade disks and interconnected with a hig...
Manolis Marazakis, Vassilis Papaefstathiou, Angelo...
EMSOFT
2007
Springer
15 years 3 months ago
Optimal task placement to improve cache performance
Most recent embedded systems use caches to improve their average performance. Current timing analyses are able to compute safe timing guarantees for these systems, if tasks are ru...
Gernot Gebhard, Sebastian Altmeyer
HPDC
2012
IEEE
13 years 3 days ago
VNET/P: bridging the cloud and high performance computing through fast overlay networking
networking with a layer 2 abstraction provides a powerful model for virtualized wide-area distributed computing resources, including for high performance computing (HPC) on collec...
Lei Xia, Zheng Cui, John R. Lange, Yuan Tang, Pete...