Sciweavers

285 search results - page 18 / 57
» Performance and Functional Verification of Microprocessors
Sort
View
CODES
1996
IEEE
15 years 1 months ago
Uninterpreted Co-Simulation for Performance Evaluation of Hw/Sw Systems
Performance modeling and evaluation of embedded hardware/software systems is important to help the CoDesign process. The hardware/software partitioning needs to be evaluated befor...
Jean Paul Calvez, Dominique Heller, Olivier Pasqui...
COOPIS
2002
IEEE
15 years 2 months ago
The Design and Performance of the jRate Real-Time Java Implementation
Over 90 percent of all microprocessors are now used for realtime and embedded applications. Since the behavior of these applications is often constrained by the physical world, it...
Angelo Corsaro, Douglas C. Schmidt
ISPASS
2006
IEEE
15 years 3 months ago
Automatic testcase synthesis and performance model validation for high performance PowerPC processors
The latest high-performance IBM PowerPC microprocessor, the POWER5 chip, poses challenges for performance model validation. The current stateof-the-art is to use simple hand-coded...
Robert H. Bell Jr., Rajiv R. Bhatia, Lizy K. John,...
ASAP
2006
IEEE
111views Hardware» more  ASAP 2006»
15 years 3 months ago
Fast Bit Compression and Expansion with Parallel Extract and Parallel Deposit Instructions
Current microprocessor instruction set architectures are word oriented, with some subword support. Many important applications, however, can realize substantial performance benefi...
Yedidya Hilewitz, Ruby B. Lee
85
Voted
CSREAESA
2006
14 years 11 months ago
An Efficient Design of High Speed Network Security Platform using Network Processor
: The explosive growth of internet traffic and the increasing complexity of the functions performed by network nodes have given rise to a new breed of programmable micro-processors...
Yong-Sung Jeon, Sang-Woo Lee, Ki-Young Kim