Sciweavers

285 search results - page 27 / 57
» Performance and Functional Verification of Microprocessors
Sort
View
135
Voted
DAC
2003
ACM
16 years 4 months ago
Support vector machines for analog circuit performance representation
The use of Support Vector Machines (SVMs) to represent the performance space of analog circuits is explored. In abstract terms, an analog circuit maps a set of input design parame...
Fernando De Bernardinis, Michael I. Jordan, Albert...
120
Voted
CORR
2010
Springer
91views Education» more  CORR 2010»
15 years 3 months ago
Verifiable Network-Performance Measurements
In the current Internet, there is no clean way for affected parties to react to poor forwarding performance: to detect and assess Service Level Agreement (SLA) violations by a con...
Katerina J. Argyraki, Petros Maniatis, Ankit Singl...
143
Voted
ARITH
2001
IEEE
15 years 7 months ago
Computer Arithmetic-A Processor Architect's Perspective
The Instruction Set Architecture (ISA) of a programmable processor is the native languageof the machine. It defines the set of operations and resourcesthat are optimized for that ...
Ruby B. Lee
126
Voted
ACSAC
2005
IEEE
15 years 9 months ago
An Integrity Verification Scheme for DNS Zone file based on Security Impact Analysis
The Domain Name System (DNS) is the world’s largest distributed computing system that performs the key function of translating user-friendly domain names to IP addresses through...
Ramaswamy Chandramouli, Scott Rose
107
Voted
CSB
2005
IEEE
118views Bioinformatics» more  CSB 2005»
15 years 9 months ago
A Protein Interaction Verification System Based on a Neural Network Algorithm
Large amounts of protein-protein interaction data have been identified using various genome-scale screening techniques. Although interaction data is a valuable resource, high-thro...
Min Su Lee, Seung-Soo Park, Min Kyung Kim