Sciweavers

285 search results - page 32 / 57
» Performance and Functional Verification of Microprocessors
Sort
View
130
Voted
DSN
2002
IEEE
15 years 8 months ago
Ditto Processor
Concentration of design effort for current single-chip Commercial-Off-The-Shelf (COTS) microprocessors has been directed towards performance. Reliability has not been the primary ...
Shih-Chang Lai, Shih-Lien Lu, Jih-Kwon Peir
118
Voted
DAC
2007
ACM
15 years 7 months ago
Statistical Framework for Technology-Model-Product Co-Design and Convergence
This paper presents a statistical framework to cooperatively design and develop technology, product circuit, benchmarking and model early in the development stage. The statistical...
Choongyeun Cho, Daeik D. Kim, Jonghae Kim, Jean-Ol...
102
Voted
MICRO
2007
IEEE
71views Hardware» more  MICRO 2007»
15 years 3 months ago
Effective Optimistic-Checker Tandem Core Design through Architectural Pruning
Design complexity is rapidly becoming a limiting factor in the design of modern, high-performance microprocessors. This paper introduces an optimization technique to improve the e...
Francisco J. Mesa-Martinez, Jose Renau
132
Voted
ICCAD
2010
IEEE
140views Hardware» more  ICCAD 2010»
15 years 1 months ago
Reduction of interpolants for logic synthesis
Craig Interpolation is a state-of-the-art technique for logic synthesis and verification, based on Boolean Satisfiability (SAT). Leveraging the efficacy of SAT algorithms, Craig In...
John D. Backes, Marc D. Riedel
129
Voted
SIGSOFT
2007
ACM
16 years 4 months ago
CTG: a connectivity trace generator for testing the performance of opportunistic mobile systems
The testing of the performance of opportunistic communication protocols and applications is usually done through simulation as i) deployments are expensive and should be left to t...
Roberta Calegari, Mirco Musolesi, Franco Raimondi,...