285 search results - page 35 / 57 » Performance and Functional Verification of Microprocessors |
139
Voted
VLSID
2008
IEEE
15 years 10 months ago
2008
IEEE
It is well-known that varying architectural, technological and implementation aspects of embedded microprocessors, such as ARM, can produce widely differing performance and power ...
124
Voted
ETS
2010
IEEE
15 years 4 months ago
2010
IEEE
This paper explores the concept of design diversity redundancy applied to mixed-signal (MS) circuit blocks, as a proposal to increase system reliability. Three different implement...
186
click to vote
ANCS
2005
ACM
15 years 9 months ago
2005
ACM
This paper investigates the suitability of emerging tiled-architectures, equipped with low-latency on-chip networks, for high-performance network routing. In this paper, we presen...
111
Voted
ISCA
2002
IEEE
15 years 8 months ago
2002
IEEE
The number of pipeline stages separating dynamic instruction scheduling from instruction execution has increased considerably in recent out-of-order microprocessor implementations...
119
Voted
ERSA
2006
15 years 5 months ago
2006
Reconfigurable supercomputing (RSC) combines programmable logic chips with high performance microprocessors, all communicating over a high bandwidth, low latency interconnection n...