Sciweavers

1007 search results - page 59 / 202
» Performance based design of high-level language-directed com...
Sort
View
DAC
2005
ACM
14 years 11 months ago
Template-driven parasitic-aware optimization of analog integrated circuit layouts
Layout parasitics have great impact on analog circuit performance. This paper presents an algorithm for explicit parasitic control during layout retargeting of analog integrated c...
Sambuddha Bhattacharya, Nuttorn Jangkrajarng, C.-J...
ASAP
2005
IEEE
121views Hardware» more  ASAP 2005»
15 years 3 months ago
Using TLM for Exploring Bus-based SoC Communication Architectures
As billion transistor System-on-chips (SoC) become commonplace and design complexity continues to increase, designers are faced with the daunting task of meeting escalating design...
Sudeep Pasricha, Mohamed Ben-Romdhane
DAC
2000
ACM
15 years 2 months ago
Macro-driven circuit design methodology for high-performance datapaths
Datapath design is one of the most critical elements in the design of a high performance microprocessor. However datapath design is typically done manually, and is often custom st...
Mahadevamurty Nemani, Vivek Tiwari
WCNC
2010
IEEE
15 years 1 months ago
A Comparison between Stand-Alone and Distributed Architectures for Spectrum Hole Detection
Abstract—In this paper two different cognitive radio architectures, i.e. stand-alone and distributed, are proposed for spectrum sensing purposes. In particular, both architecture...
Luca Bixio, Marina Ottonello, Mirco Raffetto, Carl...
NOCS
2009
IEEE
15 years 4 months ago
Scalability of network-on-chip communication architecture for 3-D meshes
Design Constraints imposed by global interconnect delays as well as limitations in integration of disparate technologies make 3-D chip stacks an enticing technology solution for m...
Awet Yemane Weldezion, Matt Grange, Dinesh Pamunuw...