Sciweavers

332 search results - page 10 / 67
» Performance evaluation of a java chip-multiprocessor
Sort
View
ASPLOS
2009
ACM
15 years 10 months ago
Accelerating critical section execution with asymmetric multi-core architectures
To improve the performance of a single application on Chip Multiprocessors (CMPs), the application must be split into threads which execute concurrently on multiple cores. In mult...
M. Aater Suleman, Onur Mutlu, Moinuddin K. Qureshi...
66
Voted
MICRO
2007
IEEE
141views Hardware» more  MICRO 2007»
15 years 3 months ago
Composable Lightweight Processors
Modern chip multiprocessors (CMPs) are designed to exploit both instruction-level parallelism (ILP) within processors and thread-level parallelism (TLP) within and across processo...
Changkyu Kim, Simha Sethumadhavan, M. S. Govindan,...
DATE
2009
IEEE
128views Hardware» more  DATE 2009»
15 years 4 months ago
Temperature-aware scheduler based on thermal behavior grouping in multicore systems
—Dynamic Thermal Management techniques have been widely accepted as a thermal solution for their low cost and simplicity. The techniques have been used to manage the heat dissipa...
Inchoon Yeo, Eun Jung Kim
86
Voted
MICRO
2007
IEEE
188views Hardware» more  MICRO 2007»
15 years 3 months ago
Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding
In deep sub-micron ICs, growing amounts of ondie memory and scaling effects make embedded memories increasingly vulnerable to reliability and yield problems. As scaling progresses...
Jangwoo Kim, Nikos Hardavellas, Ken Mai, Babak Fal...
IPPS
2006
IEEE
15 years 3 months ago
Coterminous locality and coterminous group data prefetching on chip-multiprocessors
Due to shared cache contentions and interconnect delays, data prefetching is more critical in alleviating penalties from increasing memory latencies and demands on Chip-Multiproce...
Xudong Shi, Zhen Yang, Jih-Kwon Peir, Lu Peng, Yen...