Sciweavers

432 search results - page 27 / 87
» Performance evaluation of a new parallel preconditioner
Sort
View
LCN
2002
IEEE
15 years 2 months ago
Parallel Packet Switching Using Multiplexors with Virtual Input Queues
Parallel Packet Switches (PPS) use internal, parallel switch planes that operate at less than line speed. A PPS can scale-up to faster line speeds than a single-plane switch can. ...
Ahmed Aslam, Kenneth J. Christensen
ICDCS
1997
IEEE
15 years 2 months ago
Evaluating CORBA Latency and Scalability Over High-Speed ATM Networks
Conventional implementations of CORBA communication middleware incur significant overhead when used for performance-sensitive applications over high-speed networks. As gigabit ne...
Douglas C. Schmidt, Aniruddha S. Gokhale
HPCA
2001
IEEE
15 years 10 months ago
CARS: A New Code Generation Framework for Clustered ILP Processors
Clustered ILP processors are characterized by a large number of non-centralized on-chip resources grouped into clusters. Traditional code generation schemes for these processors c...
Krishnan Kailas, Kemal Ebcioglu, Ashok K. Agrawala
ICPP
2008
IEEE
15 years 4 months ago
Machine Learning Models to Predict Performance of Computer System Design Alternatives
Computer manufacturers spend a huge amount of time, resources, and money in designing new systems and newer configurations, and their ability to reduce costs, charge competitive p...
Berkin Özisikyilmaz, Gokhan Memik, Alok N. Ch...
CCGRID
2008
IEEE
14 years 12 months ago
A Probabilistic Model to Analyse Workflow Performance on Production Grids
Production grids are complex and highly variable systems whose behavior is not well understood and difficult to anticipate. The goal of this study is to estimate the impact of the ...
Tristan Glatard, Johan Montagnat, Xavier Pennec