Sciweavers

432 search results - page 45 / 87
» Performance evaluation of a new parallel preconditioner
Sort
View
IPPS
1999
IEEE
15 years 2 months ago
Reducing System Overheads in Home-based Software DSMs
Software DSM systems su er from the high communication and coherence-induced overheads that limit performance. This paper introduces our e orts in reducing system overheads of a h...
Weiwu Hu, Weisong Shi, Zhimin Tang
IPPS
1998
IEEE
15 years 2 months ago
Eliminating the Protocol Stack for Socket Based Communication in Shared Memory Interconnects
We show how the traditional protocol stack, such as TCP/IP, can be eliminated for socket based high speed communication within a cluster. The SCI shared memory interconnect is used...
Stein Jørgen Ryan, Haakon Bryhni
CORR
2010
Springer
135views Education» more  CORR 2010»
14 years 9 months ago
Gravitational tree-code on graphics processing units: implementation in CUDA
We present a new very fast tree-code which runs on massively parallel Graphical Processing Units (GPU) with NVIDIA CUDA architecture. The tree-construction and calculation of mult...
Evghenii Gaburov, Jeroen Bédorf, Simon Port...
PODC
2011
ACM
14 years 26 days ago
On the power of hardware transactional memory to simplify memory management
Dynamic memory management is a significant source of complexity in the design and implementation of practical concurrent data structures. We study how hardware transactional memo...
Aleksandar Dragojevic, Maurice Herlihy, Yossi Lev,...
ICPP
2000
IEEE
15 years 2 months ago
Simultaneous Multithreading-Based Routers
This work considers the use of a n S M T (simultaneous multithreading) processor in lieu of the conventional processor(s) in a router and evaluates quantitatively the potential ga...
Kemathat Vibhatavanij, Nian-Feng Tzeng, Angkul Kon...