Sciweavers

5281 search results - page 1022 / 1057
» Performance evaluation of software architectures
Sort
View
HPCA
2006
IEEE
16 years 5 months ago
DMA-aware memory energy management
As increasingly larger memories are used to bridge the widening gap between processor and disk speeds, main memory energy consumption is becoming increasingly dominant. Even thoug...
Vivek Pandey, Weihang Jiang, Yuanyuan Zhou, Ricard...
HPCA
2005
IEEE
16 years 5 months ago
Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors
Dynamic voltage and frequency scaling (DVFS) is a widely-used method for energy-efficient computing. In this paper, we present a new intra-task online DVFS scheme for multiple clo...
Qiang Wu, Philo Juang, Margaret Martonosi, Douglas...
HPCA
2002
IEEE
16 years 5 months ago
Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay
Cache memories account for a significant fraction of a chip's overall energy dissipation. Recent research advocates using "resizable" caches to exploit cache requir...
Se-Hyun Yang, Michael D. Powell, Babak Falsafi, T....
SIGMOD
2007
ACM
165views Database» more  SIGMOD 2007»
16 years 5 months ago
Sharing aggregate computation for distributed queries
An emerging challenge in modern distributed querying is to efficiently process multiple continuous aggregation queries simultaneously. Processing each query independently may be i...
Ryan Huebsch, Minos N. Garofalakis, Joseph M. Hell...
EDBT
2008
ACM
147views Database» more  EDBT 2008»
16 years 5 months ago
iDataGuard: middleware providing a secure network drive interface to untrusted internet data storage
In this demonstration, we present the design and features of iDataGuard. iDataGuard is an interoperable security middleware that allows users to outsource their file systems to he...
Ravi Chandra Jammalamadaka, Roberto Gamboni, Shara...
« Prev « First page 1022 / 1057 Last » Next »