Sciweavers

5281 search results - page 1027 / 1057
» Performance evaluation of software architectures
Sort
View
FPGA
2007
ACM
163views FPGA» more  FPGA 2007»
15 years 11 months ago
Improved SAT-based Boolean matching using implicants for LUT-based FPGAs
Boolean matching (BM) is a widely used technique in FPGA resynthesis and architecture evaluation. In this paper we present several improvements to the recently proposed SAT-based ...
Jason Cong, Kirill Minkovich
POLICY
2007
Springer
15 years 11 months ago
An Automated Framework for Validating Firewall Policy Enforcement
The implementation of network security devices such as firewalls and IDSs are constantly being improved to accommodate higher security and performance standards. Using reliable a...
Adel El-Atawy, Taghrid Samak, Zein Wali, Ehab Al-S...
127
Voted
MICRO
2006
IEEE
84views Hardware» more  MICRO 2006»
15 years 11 months ago
Reunion: Complexity-Effective Multicore Redundancy
To protect processor logic from soft errors, multicore redundant architectures execute two copies of a program on separate cores of a chip multiprocessor (CMP). Maintaining identi...
Jared C. Smolens, Brian T. Gold, Babak Falsafi, Ja...
MOBICOM
2006
ACM
15 years 11 months ago
On accurate measurement of link quality in multi-hop wireless mesh networks
This paper presents a highly efficient and accurate link-quality measurement framework, called EAR (Efficient and Accurate link-quality monitoR), for multi-hop wireless mesh net...
Kyu-Han Kim, Kang G. Shin
SASN
2006
ACM
15 years 11 months ago
Attack-resilient hierarchical data aggregation in sensor networks
In a large sensor network, in-network data aggregation, i.e., combining partial results at intermediate nodes during message routing, significantly reduces the amount of communic...
Sankardas Roy, Sanjeev Setia, Sushil Jajodia
« Prev « First page 1027 / 1057 Last » Next »